### TVM: An Automated End-to-End Optimizing Compiler for Deep Learning

Presenter: Cong Ding, Rainie Li 2021/04/24

Learn-Sys Seminar





Explosion of models and frameworks





Explosion of models and frameworks

#### Explosion of hardware backends





Learn-Sys Seminar

### Motivation

• Compiler



Learn-Sys Seminar

### Motivation

### • Intermediate Representation (IR)

- Machine independent
- Exposes optimization opportunities







# need to build and optimize operators for each hardware, variant of layout, precision, threading pattern ...



# Motivation

- Computational Graph as IR
  - Operator specific
  - Engineering intensive
  - Hardware dependent
  - Too high level for optimizations
- TVM: Tensor Expression as IR
  - Expressive
  - Easier to perform optimizations on
  - Automated
  - Generalized to various backends

### **Global View**



### **Global View**



# Graph Optimizations

- Operator Fusion
- Constant Folding
- Static Memory Planning Pass
- Data Layout Transformations

# **Graph Optimizations**

### • Operator Fusion (reduce memory access)



# Graph Optimizations

- Operator Fusion (reduce memory access)
  - Injective
  - Reduction
  - Complex-out-fusable
  - Opaque
- Data Layout Transformation (access locality)
  - Hardware-related



### **Global View**



### **Tensor Expression**

• tensor expression language in tvm

### **Tensor Expression**

Compute/Schedule Decoupling



#### **No Execution Details!**

- Preserve logical equivalence
- Apply schedule primitives incrementally

- Preserve logical equivalence
- Apply schedule primitives incrementally



#### + Cache Data on Accelerator Special Buffer

```
CL = s.cache_write(C, vdla.acc_buffer)
AL = s.cache_read(A, vdla.inp_buffer)
# additional schedule steps omitted ...
```

#### + Map to Accelerator Tensor Instructions

```
s[CL].tensorize(yi, vdla.gemm8x8)
```

```
inp_buffer AL[8][8], BL[8][8]
acc_buffer CL[8][8]
for yo in range(128):
    for xo in range(128):
       vdla.fill_zero(CL)
       for ko in range(128):
       vdla.dma_copy2d(AL, A[ko*8:ko*8+8][yo*8:yo*8+8])
       vdla.dma_copy2d(BL, B[ko*8:ko*8+8][xo*8:xo*8+8])
       vdla.fused_gemm8x8_add(CL, AL, BL)
       vdla.dma_copy2d(C[yo*8:yo*8+8,xo*8:xo*8+8], CL)
```



• Thread Cooperation



• Tensorization

#### Hardware designer: declare tensor instruction interface



gemm8x8 = t.decl\_tensor\_intrin(y.op, gemm\_intrin\_lower)

#### Tensorize: transform program to use tensor instructions



More details at <a href="https://tvm.apache.org/docs/tutorials/language/tensorize.html">https://tvm.apache.org/docs/tutorials/language/tensorize.html</a>

### • Latency Hiding

• Without latency hiding, we are wasting compute/memory resources



- Latency Hiding
  - Concurrent tasks need to access non-overlapping regions of memory
  - Data dependences need to be explicit!



- Latency Hiding
  - RAW & WAR Dependencies

![](_page_25_Figure_3.jpeg)

Without RAW dependence tracking, operations execute as soon as the stage is idle.

- Latency Hiding
  - RAW & WAR Dependencies

![](_page_26_Figure_3.jpeg)

- Latency Hiding
  - RAW & WAR Dependencies

![](_page_27_Figure_3.jpeg)

- Latency Hiding
  - RAW & WAR Dependencies

![](_page_28_Figure_3.jpeg)

- Virtual Threading
  - Hardware-centric view

![](_page_29_Figure_3.jpeg)

Hardware-centric view: pipeline execution

- Virtual Threading
  - take advantage of pipeline parallelism with virtual threading

Software-centric view: threaded execution

![](_page_30_Figure_4.jpeg)

- Virtual Threading
  - take advantage of pipeline parallelism with virtual threading

Software-centric view: threaded execution

![](_page_31_Figure_4.jpeg)

**Execution Phase 1** 

**Execution Phase 2** 

Software-centric view: threaded execution

![](_page_32_Figure_2.jpeg)

![](_page_32_Picture_3.jpeg)

- Benefit #1: dependences are automatically inserted between successive stages within each virtual thread
- Benefit #2: barriers insert dependences between execution stages to guarantee sequential consistency

Final step: virtual thread lowering into a single instruction stream

![](_page_33_Figure_2.jpeg)

#### Legend

push dependence to consumer stage

push dependence to producer stage

pop dependence from producer stage

pop dependence from consumer stage

Push and pop commands dictate how to interact with the hardware dependence queues

![](_page_33_Figure_9.jpeg)

Learn-Sys Seminar

![](_page_34_Figure_1.jpeg)

Schedule primitives used in various hardware backends	CPU Schedule	GPU Schedule	Accel. Schedule
[Halide] Loop Transformations	$\checkmark$	$\checkmark$	$\checkmark$
[Halide] Thread Binding	$\checkmark$	$\checkmark$	$\checkmark$
[Halide] Compute Locality	$\checkmark$	$\checkmark$	$\checkmark$
[TVM] Special Memory Scope		$\checkmark$	$\checkmark$
[TVM] Tensorization	$\checkmark$	$\checkmark$	$\checkmark$
[TVM] Latency Hiding			$\checkmark$

References:

[1] TVM paper, slides, tutorial.

[2] UW CSE 599W: Systems for ML. http://dlsys.cs.washington.edu/

[3] https://zhuanlan.zhihu.com/p/50529704

### TVM: AN AUTOMATED END-TO-END OPTIMIZING COMPILER FOR DEEP LEARNING

### TWO CHALLENGES FOR TVM

- I. Leveraging Specific Hardware Features and Abstractions
- 2. Large Search Space for Optimization  $\checkmark$

Combination of choices: memory access, threading pattern, novel hardware primitives → loop tils and ordering, caching, unrolling

Cost Model?

#### AUTOMATED SCHEDULE OPTIMIZER

a schedule explorer: proposes promising new configurations a machine learning cost model : predicts the performance of a given configuration

![](_page_37_Figure_2.jpeg)

![](_page_38_Figure_0.jpeg)

a conv2d operator in ResNet-18 on TITAN X

### MACHINE LEARNING MODEL DESIGN CHOICES

quality and speed

Speed-wise Overhead: Model prediction Time Model refitting time Hardware Performance Measuring Time

Quality-wise: objective function  $\rightarrow$  relative order  $\rightarrow$  a rank objective

Feature-wise:

the memory access count, reuse ratio of each memory buffer at each loop level a one-hot encoding of loop annotations such as "vectorize", "unroll", and "parallel."

gradient tree boosting model (based on XGBoost) (similar result as TreeRNN but faster)

#### SCHEDULE EXPLORATION

parallel simulated annealing algorithm

#### DISTRIBUTED DEVICE POOL AND RPC

automates the compile, run, and profile steps across multiple devices

![](_page_41_Figure_0.jpeg)

![](_page_41_Figure_1.jpeg)

#### ARM GPU

![](_page_41_Figure_3.jpeg)

#### ARM CPU

![](_page_41_Figure_5.jpeg)